The (R)evolution of Distributed Amplifiers

B
roadband amplification of signals is desirable in many applications such as high-speed data communications, high-resolution imaging systems, optoelectronics, and instrumentation systems. Wide bandwidth is one of the prominent factors to be considered in designing such systems because it determines the system's ability to transfer high-data-rate information, transmit/receive short pulses, and process wide-band signals. Designing broadband amplifiers has always been challenging. The ever-increasing demand for higher data rates and low energy consumption in next-generation communication systems further complicates broadband amplifier design.
A Brief History of Distributed Amplifiers
Distributed amplifiers (DAs), also known as traveling-wave amplifiers, are one of the most popular broadband amplifier architectures. The DA architecture was originally patented by Percival in 1936 [1] and later elaborated upon by Ginzton in 1948 [2] . Early DAs were implemented using vacuumtube technology. One of the first vacuum tube DAs, fabricated in 1950, is shown in Figure 1 . The amplifier included three type-807 tubes and 482-Ω plate and grid lines. The amplifier achieved a gain of 11 dB, bandwidth of 100 Hz-300 MHz, and a typical output power of 15 W [3] .
The first monolithic microwave integrated circuit (MMIC) DA was demonstrated by Ayasli in 1982 [4] using a gallium arsenide (GaAs) metal-semiconductor field-effect transistor (MESFET) technology. The amplifier, shown in Figure 2 , included four transistors with 1-μm gate length and 50-Ω input and output lines. It achieved 9-dB gain and 1-13-GHz bandwidth. GaAs remained the main technology for designing DAs until the introduction of the first indium phosphide (InP) DA in 1990 [5] , with an impressive bandwidth of 5-100 GHz. GaAs and InP semiconductor technologies have been predominantly employed in the implementation of DAs. These technologies provide superior performance resulting from their high electron mobility, high saturated electron velocity, high breakdown voltage, and high-resistivity substrate. The latter contributes to the availability of low-loss integrated passive elements.
The market demand for electronic systems that are low cost and small in size and also exhibit low power consumption has motivated researchers to develop techniques to implement DAs using mainstream complementary-metal-oxide-semiconductor (CMOS) technologies. The first integrated CMOS DA was presented by Kleveland in 1999 [6] . Recently, DA chips designed using Ga nitride (GaN) technologies have been developed to provide high output power over a wide bandwidth.
It is noteworthy that the distributed architecture can also be adopted in other circuits to achieve broad bandwidth [7] . Examples include oscillators [8] , power amplifiers [9] , [10] , mixers [11] , and phase shifters [12] , as well as power combiners and splitters [13] , [14] . Transversal filters are another important circuit type implemented using distributed architectures for application in broadband optical communications [15] , [16] .
Through the years, many circuit techniques have been developed in different technologies to improve DA performance. In this article, we review the most important circuit developments and state-of-the-art performance achieved in each technology.
Operation Principles
The basic architecture of a DA is shown in Figure 3 , where identical transistors in cascade have their gates connected to a transmission line with a characteristic impedance Z g 0 and a length , lg while the drains are connected to a transmission line having a characteristic impedance Z d 0 with a length .
ld The key idea behind this architecture is to operate multiple transistors in cascade to increase the gain and simultaneously absorb their parasitic capacitances into the gate and drain transmission lines to achieve a wide bandwidth. The input voltage wave propagates through the gate line and reaches the gate of the transistors with phase shifts. Each transistor amplifies its gate voltage and generates a drain current propagating through the drain line. If the gate and drain-line sections provide the same phase shifts, i.e.,
where g b and d b are the propagation constants of the gate and drain line, respectively, then the drain-current waves reach the load impedance and add up constructively. The gate and drain lines are terminated in their loaded characteristic impedance at the other end to absorb waves traveling in the reverse directions.
Assuming that the transconductance gain of each device is Gm and the output impedance seen by each transistor is half the characteristic impedance of the transmission line, the voltage gain of the DA is thus derived as [4] . Figure 3 . The basic architecture of a DA.
where n is the number of stages and Z d 0 is the characteristic impedance of the drain line [2] . The gain of the DA can be increased by using more gain stages n or higher transconductance .
Gm Z d
0 is set by the output impedance matching condition. It should be noted that (2) is derived assuming lossless transmission lines. Considering the loss of transmission lines, the voltage-wave amplitude attenuates when it passes through the gate and drain lines. This effect tends to degrade the voltage gain when more gain stages are used. Thus, there is an optimum number of gain stages that maximizes the voltage gain [17] .
The circuit model of Figure 3 is based on the assumption that the transistors' parasitic capacitances are uniformly distributed along the transmission lines. Although fairly accurate in terms of describing the DA's operation and deriving its voltage gain for a practical number of gain stages, this model cannot provide a realistic estimation of the DA's bandwidth.
The DA can also be modeled by lumped-element artificial transmission lines, as shown in Figure 4 . The DA analysis based on this model has been presented in the literature [17] , [18] .
where Cg and Cd are capacitances at the gate and drain of each transistor, while Lg and Ld denote the inductances of the gate and drain-line sections, respectively. The bandwidth of the DA is limited by the cutoff frequency of the gate and drain lines. It has been shown that the cutoff frequency is given by , LC
where L and C are the inductance and capacitance of the lumped-element line, assuming that the gate and drain lines have the same cutoff frequencies. The wave propagating through the lumped-element line experiences significant attenuation beyond the cutoff frequency. To achieve a high bandwidth, small transistors should be used, but doing so lowers the DA's gain. As the ratio / L C determines the characteristic impedance of the lines, inductance L cannot be made arbitrarily small to achieve higher bandwidth. Thus, there is a tradeoff between the gain and bandwidth of the DA.
Circuit Developments
DAs Using Improved Gain Stages
The input capacitance of transistors is the most significant parasitic capacitance that limits the DA bandwidth. Capacitive coupling is a solution proposed in [21] + due to the voltage division at the transistors' input. This technique is usually adopted in DAs where the gate-source capacitance of the large transistors can limit bandwidth, and the gain is not the primary design concern [22] - [24] .
Another technique developed to reduce the loading effect of the transistors' input impedance uses a common-source amplifier with RC degeneration [ Figure 5 (b)] as the gain stage [25] - [31] . The amplifier's input impedance is derived as a series resistance and capacitance, i.e., / .
When the circuit elements are set properly, the amplifier parameters are derived as ,
= + Thus, the input capacitance is reduced, but at the cost of degraded transconductance. In practice, the circuit elements are set to achieve a negative input resistance. This can be used to compensate for losses in the gate transmission line and the input parasitic resistance of the transistor. The Darlington amplifier provides a similar input impedance [32] .
The cascode amplifier shown in Figure 5 (c) is a popular architecture used to provide high isolation between the input and output of the DA. The interstage inductance moves the pole associated with the interstage parasitic capacitance to higher frequencies and, hence, improves bandwidth. Other techniques to compensate for the effects of loss and parasitic capacitance of transistors are presented in [33] - [35] .
To improve the DA's gain, multistage amplifiers are adopted as the gain stage [27] , [36] - [39] . Bandwidthenhancement techniques [40] , [41] can be employed to avoid bandwidth limitation by interstage parasitic capacitances. The multistage amplifier proposed by [36] is shown in Figure 6 . The stagger-tuning technique is used in the multistage amplifier to improve the gain flatness of the DA. The amplifier stages have slightly different 3-dB bandwidths and gain peaking near the cutoff frequency. The amplifier stages are properly adjusted to provide an overall flat gain response. To this end, the interstage inductance is scaled down by the factor . k 1 3 = from the first toward the final stage. Using this technique, two DAs are designed in a 0.18-μm CMOS process ( Figure 6 ). The first DA comprises three gain stages using three cascaded amplifiers, achieving a 16.2-dB gain and 33.4-GHz bandwidth. The second DA comprising two gain stages using four cascaded amplifiers achieves 20-dB gain and 39.4-GHz bandwidth.
Cascaded DAs
Similar to other amplifier architectures, multiple DAs can be cascaded to achieve higher gain. The cascaded single-stage DA (CSSDA) is an architecture developed to achieve high gain and wide bandwidth ( Figure 7 ) [42] - [44] . The parasitic capacitances of the transistors are absorbed in the transmission lines to achieve wide bandwidth, while the gain stages are cascaded to increase overall gain. The interstage impedances can be chosen to be higher than the input and output impedances to achieve higher gain. In practice, as the number of transmission line sections is limited, this architecture does not inherit all the features of a conventional DA, such as wide-band impedance matching and flat gain response.
A technique based on using internal feedback to improve the gain of the DA is proposed in [45] . A simplified amplifier architecture based on this technique is shown in Figure 8 . The signal amplified from port 1 to port 3 experiences the same gain as the signal Figure 6 . (a) The DA architecture using a multistage amplifier with bandwidth enhancement and a staggertuning technique proposed by [36] . (b) Two DA versions are designed in an 0.18-μm CMOS process. Figure 7 . The CSSDA architecture. [45] .
going from port 4 to port 2. Thus, by providing a feedback between ports 3 and 4, the input signal is amplified twice to reach port 2. The input and output DA blocks are connected to this core DA block to provide impedance matching. The undesired gain from port 4 to port 3 is the reverse gain of the DA [2] , which is low for the typical number of gain stages. This ensures the stability of the DA with feedback. The technique is adopted to design a broadband DA with 74-GHz bandwidth and a 19-dB gain in a 90-nm CMOS technology.
Matrix DAs
The matrix DA is a structure developed to achieve higher gain [46] , [47] . A matrix DA with two rows is shown in Figure 9 . The matrix DA offers both additive and multiplicative amplification to achieve wide-band and high-gain operation. The gain of the matrix DA is higher than that of two cascaded DAs because both the forward and reverse waves in the middle line are amplified by the second row, while the reverse wave is absorbed by the drain-line termination in a conventional DA. The characteristic impedance of the middle line Z m 0 can be chosen to be higher than Z g 0 and ,
which are determined by impedance matching conditions, to improve the gain of the matrix DA. More rows can be added to further improve this gain.
DAs with Transformer Coupling
Using inductive coupling between the inductors of the gate and/or drain line can improve the bandwidth of the DA ( Figure 10 ) [2] , [49] . The negative inductive coupling between the line's adjacent inductors is used to modify its features. It can be shown that the line's characteristic impedance and cutoff frequency are derived as
indicating that both features are improved [2] . This allows the use of a smaller inductance value to achieve the same characteristic impedance, while extending the line's cutoff frequency.
The gate-drain capacitance of the transistors is usually neglected in analyzing DAs. In a DA, the transistors' gate-to-drain voltage gain increases from the first toward the last stage. As a result, the gate-drain capacitances experience nonuniform Miller multiplication. This lowers the lines' characteristic impedance, decreases bandwidth, and leads to intersymbol interference in random data [50] . The gate-drain capacitance also degrades the DA's impedance matching and stability [17] . In advanced technologies with shorter gate length, the gate-drain capacitance exhibits other detrimental effects.
The gate-drain capacitance effects can be mitigated using a cascode amplifier as the gain stage, but doing so creates other issues, such as reduced output voltage swing and noise contribution by the common-gate device at high frequencies. In [51] , a technique is proposed to cancel the gate-drain capacitance over the DA's entire bandwidth. This technique is based on using transformer coupling between the gate and drain lines of the DA [ Figure 11 (a)]. It has been shown that the Figure 9 . The matrix DA architecture consisting of two rows. Figure 10 . The DA architecture with inductive coupling between the inductors of the gate and drain lines.
In In (a) (b) Figure 11 . (a) The unilateralization of a DA using transformer coupling between the gate and drain lines and (b) photos of the chips implemented in a 0.1-μm GaAs pHEMT technology [51] .
where Cgd is the gate-drain capacitance of each transistor. The optimum inductive coupling coefficient is derived as
The required coupling coefficient is low. Thus, it can easily be obtained over a wide bandwidth using edge-coupled microstrip lines or partially overlapped loop inductors. In [51] , two DAs are designed using this technique and implemented in a 0.1-μm GaAs pseudomorphic high-electron-mobility transistor (pHEMT) process [ Figure 11 (b)]. The first DA has an average gain of 10 dB and a 3-dB bandwidth of 2-41 GHz. The DA layout is folded to save chip area. The spacing of the coupled line sections (50 μm) is determined based on the required coupling coefficient .
h derived using (6) . The length and width of the gate and drain lines are tapered to improve DA performance. The second DA consists of a cascade of two four-stage DAs and provides 19.2-dB average gain over a 3-dB bandwidth of 2-39.5 GHz. As the gate-drain capacitance is neutralized, a common-source amplifier is used as the gain stage instead of the cascode amplifier. As a result, the DA can operate with supply voltages as low as 0.5 V to reduce power consumption, while its gain, bandwidth, and noise figure (NF) are maintained.
The transformer coupling between the gate and drain lines has also been used to extend DA bandwidth using cascode gain stages [52] . Two DAs are designed using this technique in 0.18-μm and 90-nm CMOS technologies. The 0.18-μm CMOS DA provides a gain of 9.5 dB and a 3-dB bandwidth of 32 GHz, while consuming 71 mW of dc power. The 90-nm CMOS DA achieves a gain of 7 dB and a 3-dB bandwidth of 61.3 GHz while consuming 60 mW of dc power.
Nonuniform DAs
Nonuniform DA architectures can provide superior performance compared to a conventional uniform DA. Several nonuniform design techniques have been proposed, including tapering the width of the drain-line sections, tapering the length of the gate and drain-line sections, and using unequal transistor width.
The DA with tapered-width drain-line sections, i.e., scaled characteristic drain-line impedance, was first introduced in 1948 [2] . As shown in Figure 12 , the characteristic impedance of the drain-line sections is scaled from Z0 at the first section to / Z n 0 at the final section, thus eliminating drain-line termination resistance. In the conventional DA, the transistors' drain-current wave equally propagates toward the forward and reverse paths because the two paths exhibit the same impedance. However, in this DA structure, a larger part of the drain-current wave propagates toward the forward path, improving the forward gain and reducing the reverse gain. This technique has been widely adopted in DAs to improve output power [22] , [24] , [53] - [56] .
However, some issues arise in implementing this DA structure. For a large number of gain stages , n lines with very high characteristic impedance may be needed, which may not be realizable. The output impedance matching may also be degraded due to reflections at the transistors' drain in the absence of drain termination resistance.
Tapering the length of the gate-line sections is another technique used to improve the DA's input impedance matching [57] . By gradually decreasing the length of the gate-line sections, the input impedance matching is improved while ripple in the DA's gain is reduced. In [58] , the lengths of the gate and drain-line sections are tapered to improve DA gain and bandwidth. In [59] , the authors propose a design technique for nonuniform DAs using filtering structures: the gate and drain lines are synthesized as lowpass filters. This technique allows better control over the DA's passband and stopband frequency response. Figure 13 . The weighted DA architecture proposed to lower DA NF and power consumption [48] .
First proposed in [48] , transistor-width optimization is another nonuniform design technique used to lower DA NF and power consumption. For a given total bias current, the optimally weighted DA can achieve a lower NF compared to a conventional DA. A simplified architecture of the weighted DA is shown in Figure 13 . The width of the transistors gradually reduces from that of the first stage, reaching a minimum at the third stage, and then increases approaching the final stage. The interstage inductance is used to mitigate the effect of the interstage parasitic capacitance on the bandwidth of the cascode amplifier. As the parasitic capacitances of the transistors are scaled proportionally with their width, the inductance values are scaled proportionally to the inverse of the width to maintain constant bandwidth in all gain stages. The inductive coupling between inductors is used to improve the effective inductance of the gate and drain lines.
In [28] , a design technique for distributed power amplifiers is proposed that adopts drain-line impedance tapering and transistor-width scaling to improve output power and efficiency. In a conventional DA, the amplified signals at the drain line add up constructively as they travel toward the load impedance [ Figure 14(a) ]. The largest voltage swing occurs at the final stage. With increasing input power, the final stage saturates while the preceding stages never reach this limit. Thus, the preceding stages contribute less to the output power while consuming the same bias currents. This degrades the efficiency of the power amplifier.
A solution is to scale up the impedance of the drain line from the final stage toward the first stage, while scaling down the bias and width of the transistors in the same direction [ Figure 14(b) ]. A DA is fabricated in a 0.13-μm silicon germanium (SiGe) bipolar-junctiontransistor (BJT) CMOS (BiCMOS) process using this technique. An RC emitter degeneration technique is adopted to compensate for the transistors' base resistance ( Figure 15 ). The DA achieves 10-dB small-signal gain, 110-GHz bandwidth, midband saturated output power of 17.5 dBm, and peak power-added efficiency (PAE) of 13.2%.
Another technique for DA efficiency enhancement based on supply voltage scaling is proposed in [29] . Instead of tapering the transmission lines, the transistors' supply voltage can be scaled from the final stage toward the first stage to improve the DA's power efficiency. An eight-stage DA with four supply voltages of 2.7, 3.2, 3.6, and 4 V is fabricated using a 90-nm SiGe BiCMOS technology. The DA achieves a gain of 12 dB over a 3-dB bandwidth of 14-105 GHz, peak output power of 17 dBm, and peak PAE of 12.6%.
Other design techniques for nonuniform distributed power amplifiers are presented in [55] and [60] . 
Low-Noise DAs
The DA can be designed as a broadband low-noise amplifier. Figure 16 depicts the main noise sources in a DA. A comprehensive noise analysis developed by Aitchison in 1985 [19] indicates that the NF of the DA is given by
where FR G and FR D denote the contributions of the gate and drain termination resistances, while Fi nd and Fi ng denote the contributions of the transistors' drain-and gate-current thermal noise sources in the DA's NF. Analytical expressions for these NF terms are presented in [19] . In Figure 17 , the four terms of the NF defined in (7) are plotted in terms of normalized frequency ( / ). for long-channel devices [20] . The transmission lines have a characteristic impedance of 50 Ω and a cutoff frequency of f 65 c = GHz. The NF is dominated by the noise of the gate termination resistance at low frequencies, while at high frequencies it is mainly determined by the gate current noise of the transistors.
Some techniques have been proposed to improve the noise performance of the DA [34] , [61] - [65] . As previously mentioned, the NF of the DA at low frequencies is limited by the noise contribution of the gate resistance. The gate termination resistor can be replaced by an active circuit, as shown in Figure 18 (a), providing a 50-Ω impedance while contributing less thermal noise [61] , [62] . The parasitic gate-source capacitance of the transistor can limit the bandwidth of this circuit. Extra inductors are added to compensate for the parasitic capacitance effect and improve the matching at high frequencies.
A passive network, shown in Figure 18 (b), can also replace the gate termination resistor [34] . The network exhibits resistance Rg1 at low frequencies, which is smaller than , Z g 0 to lower the NF at these frequencies, 
(a) (b) Figure 18 . [65] .
-μm GaAs pHEMT technology. The contours of (c) gain, (d) bandwidth, and (e) NF; the chosen optimal design point is marked by an asterisk
while its impedance increases to R R g g 1 2
+ at high frequencies to maintain impedance matching. The improved NF at low frequencies is obtained at the cost of degraded input im pedan ce matching.
In the DA architecture proposed in [63] , the gate termination resistor is eliminated, and the final gain stage is modified as a wide-band matched feedback amplifier (Figure 19 ). One can see that, compared to the active gate termination previously presented, this DA architecture achieves superior linearity. The DA provi des a lower NF as a result of the improved matching of the transistors to their optimum noise impedance. A 0.1-45-GHz DA is designed using a 0.15-μm GaN HEMT technology. The DA provides over 10-dB gain, an average midband NF of 2.5-3 dB, and saturated output power of 1 W. A design technique for tapered distributed low-noise amplifiers is presented in [65] . The gate and drain lines are considered as a cascade of lumped-element T sections, with their inductance and capacitance tapered by constant factors (Figure 20) . The gate and drain termination resistances are modified based on the tapering factors. The optimal tapering factors for inductances of the gate line , Kg inductances of the drain line , Kd and transconductances of the gain stages Km can be determined based on the gain, bandwidth, and NF contours. Using this technique, a low-noise tapered DA is designed and implemented in a 0.1-μm GaAs pHEMT process (Figure 20) . The chosen optimal design point is marked by an asterisk in Figure 20 
State-of-the-Art Processes
GaAs DAs
The first MMIC DA designed using a 1-μm GaAs MESFET process was reported in 1982 [4] ; it achieved 9-dB gain over 1-13 GHz. Later, in 1985, a GaAs DA with 2-40-GHz bandwidth and 4-dB gain was presented [66] . Since then, GaAs has been the dominant technology for implementing commercial DAs. Several GaAs designs have been reported in the literature [26] , [51] , [62] , [65] , [67] - [72] .
GaAs technology provides several advantages for DA implementation. It offers lowloss transmission lines and passive elements, resulting from the semi-insulating GaAs substrate and thick metal layers. Moreover, GaAs foundries offer accurate process design kits, which are essential in designing high-frequency integrated DAs. Table 1 provides a performance summary of state-of-the-art GaAs DAs. The minimum NF and maximum output 1-dB compression point ( ) P1dB are reported in the table. The GaAs DAs provide low NF and good linearity, while their power consumption is relatively high. Maximum bandwidth of 65 GHz and gain bandwidth of 500 GHz are achieved using GaAs technologies.
InP DAs
The first demonstration of an InP-based MMIC DA was reported in 1990 [5] . An impressive bandwidth of 5-100 GHz with 5.5-dB average gain was achieved using a 0.1-μm InP HEMT process. InP has been a popular process in the i mplement ation of extremely wide-band DAs [5] , [27] , [74] - [82] . Table 2 provides a performance summary of state-of-the-art InP DAs. The table indicates that bandwidths over 100 GHz can be readily achieved using InP technologies. In [77] , an amplifier with 45-GHz bandwidth and 30-dB gain is reported using an InP double heterojunction bipolar transistor (DHBT) technology. InP DHBTs offer higher bandwidth compared to a transistor with the same feature size in Si and SiGe technologies. The amplifier consists of a lumped input stage followed by a distributed output stage ( Figure 21 ). The input stage consists of a differential current-mode logic (CML) inverter, preceded by two cascaded emitter followers (EFs), to reduce the input parasitic capacitance. The output distributed stage consists of six differential amplifier cells and employs coplanar wave-guide (CPW) transmission lines. The gain cells shown in Figure 21 employ multiple bandwidthenhancement techniques, including the use of a double EF, emitter RL degeneration in the cascode stage, and series inductive peaking at the interstage of the common-emitter and common-base devices, as well as shunt inductive peaking at the output of the cascode stage. The design approach can be considered a solution to mitigate the low gain issue of conventional DAs. In [82] , DAs with record bandwidth are reported using an InP DHBT technology (Figure 22) . A cascode amplifier with interstage and output bandwidth enhancement is used as the gain cell. The single-stage DA achieves 7.5-dB gain and 192-GHz bandwidth, while consuming 40 mW of dc power. The two-cascaded single-stage DA achieves an average gain of 16 dB with a bandwidth of 235 GHz and thus a gain bandwidth of 1,480 GHz. The chip's dc power consumption is 117 mW.
CMOS DAs
In recent years, CMOS has been the most attractive technology for implementing high-frequency integrated circuits because of its low cost, low power consumption, and potential for integration with baseband circuits. The first CMOS DA reported in 1999 [6] was implemented in a 0.18-μm process. The gain was 5 dB at low frequencies, and bandwidth was quite limited. DAs have since been reported in more advanced CMOS technologies, achieving superior performance.
The main challenge in the implementation of CMOS DAs is the high loss of transmission lines arising from a lossy Si substrate and thin metal layers. This results in lower gain and a higher NF compared to GaAs DAs. Also, the lower breakdown voltage of CMOS transistors limits the DA's output power and linearity. The main advantages of CMOS DAs are the lower power consumption and wider bandwidth resulting from highspeed transistors in advanced nanoscale CMOS technologies. Table 3 presents a summary of state-of-the-art CMOS DAs.
A bandwidth of 80 GHz is achieved using a 90-nm CMOS process [83] , and a bandwidth of 92 GHz is achieved using a 45-nm silicon-on-insulator (SOI) CMOS process [92] . SOI CMOS technologies can offer a lower NF arising from the lower loss of the substrate.
In [90] , a DA with average gain of 9.7 dB over 10-59 GHz is designed using a 90-nm SOI CMOS process. The DA exhibits an impressive noise performance, achieving an NF below 3.8 dB from 0.1 to 40 GHz. In [86] , a low-power design approach for the DA is presented, leading to an 0.18-μm CMOS DA with 7-GHz bandwidth and 8-dB gain, consuming only 9 mW of dc power.
In [58] , a cascaded three-stage DA with 14-dB gain and 73.5-GHz bandwidth is designed using a 90-nm CMOS process (Figure 23 ). An elevated CPW transmission line structure is used to increase the characteristic impedance and lower the loss of the lines. The lengths of the gate and drain-line segments are tapered to improve the DA's gain and bandwidth.
SiGe BiCMOS DAs
The DAs implemented in SiGe BiCMOS technologies can provide much higher bandwidth compared to CMOS processes. The SiGe technologies offer transistors with a higher cutoff frequency and low-loss transmission lines and passive elements. seen, DAs with bandwidth exceeding 100 GHz and gain bandwidth of 1,500 GHz are reported. The achieved bandwidth values are comparable with those obtained using InP technologies, while dc power consumption is lower. In [31] , the authors present a DA with 170-GHz bandwidth and a 10-dB gain using a 130-nm SiGe BiCMOS technology. The frequency behavior of the gain stage transconductance Gm is shaped to compensate for the loss of the input line at high frequencies. The schematic of the gain cell is shown in Figure 24(a) , where a triple cascode amplifier is used to provide high isolation between the input and output. Emitter RC degeneration is used to compensate for the loss of the input line, while capacitive coupling is used to reduce parasitic capacitance loading on the input line. The boosting of Gm at high frequencies is achieved by the resonance of the two interstage inductances with interstage parasitic capacitances. This leads to a peak in Gm at high frequencies, which is used to compensate for the increase in the loss of the lines and, thus, extend the DA's bandwidth.
GaN DAs
The high-power capability of GaN technology has made it an attractive solution for power amplifier design. A relatively small GaN transistor can provide an output power level not feasible using other high-power processes, so it is a good candidate for implementation of wide-band DAs with high output power. Table 5 presents a performance summary of state-of-the-art GaN DAs, which are primarily targeted at providing high output power and efficiency. Output power and PAE approaching 20 W and 35%, respectively, can be achieved using GaN DAs.
In [22] , a distributed power amplifier consisting of ten stages is implemented using a 0.25-μm GaN on Si carbide (SiC) HEMT technology with 30-V supply voltage ( Figure 25 ). The DA adopts tapered-width drain-line sections to improve output power and also uses the input capacitive coupling technique to reduce the transistors' input parasitic capacitance. The amplifier achieves 10-dB small-signal [31] . gain, 9-15-W saturated output power, and 20-38% PAE over a 1.5-17-GHz bandwidth.
In [23] , a cascaded two-stage distributed power amplifier is designed using a 0.2-μm dual-gate GaN HEMT technology ( Figure 26) . A low interstage impedance of 25 Ω is chosen for two reasons: the lower impedance leads to a larger width of the transistors in the output stage, increasing output power without reducing bandwidth; and the lower impedance also keeps the interstage transmission lines short, saving chip area. A capacitive division technique is used in the second stage to further enhance the output power. The DA achieves small-signal gain of 20 dB over 2-18 GHz, saturated output power of 0.8-2 W, and PAE of 5-15%.
In [54] , a balanced power amplifier using two DAs with a tapered-width drain line and scaled transistor size is implemented in a 0.25-μm GaN process with 40-V supply voltage (Figure 27 ). The balanced amplifier exhibits a small-signal gain of 8-10 dB, average output power of 12.9 W, and average PAE of 18% over 6-18 GHz. The maximum measured output power is 13.5 W.
Conclusions and Future Trends
Bandwidth and gain are usually used as the main performance metrics for DAs. The performance trends of DAs designed using various technologies are illustrated in Figures 28 and 29 . Figure 28 indicates that bandwidths over 100 GHz have been achieved using InP and SiGe processes. Gain bandwidths over 500 GHz can also be obtained using these two processes with a few others in CMOS. Figure 29 indicates that, prior to 2000, DAs were mainly implemented in GaAs and InP technologies. However, CMOS, SiGe, and GaN technologies have become popular in recent years for designing DAs. In particular, CMOS technologies with continuous gatelength scaling have offered high-speed transistors with cutoff frequencies approaching several hundreds of gigahertz. SiGe has also proven to be a promising solution, achieving bandwidths comparable to, and even larger than, what in the past was only feasible using InP.
In the future, it is expected that even wider bandwidths can be achieved, specifically by using CMOS and SiGe technologies. GaN is also experiencing rapid advances, paving the way for realizing high-power broadband DAs. These advances will open up new opportunities for future broadband communication systems . 30  28  26  24  22  20  18  16  14  12  10  8  6  0  20  40  60  80  100  120  140  160  180  200  220  240 Bandwidth ( 
